Jubal S. Profile

JELAJAHI

5,0

(1 ulasan)

Sekarang Anda mengikuti

Kesalahan mengikuti pengguna.

Pengguna ini tidak mengizinkan pengguna mengikuti dia.

Anda sudah mengikuti pengguna ini.

Paket keanggotaan Anda hanya boleh punya 0 follow. Tingkatkan di sini.

Berhasil berhenti mengikuti

Kesalahan mengikuti pengguna.

Anda telah berhasil merekomendasikan

Kesalahan merekomendasikan pengguna.

Ada sesuatu yang salah. Silakan muat ulang halaman dan coba lagi.

Email berhasil diverifikasi.

$50 USD / jam

mangalore,

india

$50 USD / jam

Saat ini 2:36 AM di sini

Bergabung September 28, 2013

0 Rekomendasi

Jubal S.

@jubalsaji

5,0

(1 ulasan)

1,3

100%

$50 USD / jam

mangalore,

india

$50 USD / jam

100%

Pekerjaan Selesai

100%

Sesuai Anggaran

100%

Tepat Waktu

N/A

Tingkat Rekrut Ulang

VLSI Design & Embedded System Engineer

I am a techie working as a part time free-lancer. I'm a musician too. Have been playing the keyboard for my church choir since the last 10 years. I have produced background score to different genres of plays and have composed few Christian contemporary hymns. As my qualification speaks out, I love to do projects based on Verilog or VHDL design, Custom IC layout, Micro-controllers, Matlab. I also like to do musical projects. I believe in professionalism and perfection which I always try to portray in all my works let it be music or technical.

Lihat semua Engineers in India

Hubungi Jubal S. mengenai pekerjaan Anda

Ulasan

Perubahan tersimpan

Menampilkan 1 - 1 dari 1 ulasan

Filter ulasan menurut:

5,0

$45,00 USD

VLSI expert

Thanks for your help

Engineering

Electronics

Electrical Engineering

Circuit Design

Faris A.

@naserfadhul

•

8 tahun yang lalu

Edukasi

M.Tech

Visvesvaraya Technological University,

India

2013 - 2015

(2 tahun)

B.E

Visvesvaraya Technological University,

India

2009 - 2013

(4 tahun)

B.E

Visvesvaraya Technological University,

India

2009 - 2013

(4 tahun)

Publikasi

A LOW POWER VARIABLE SIZED CSLA IMPLEMENTATION USING GDI LOGIC IN 45NM SOI TECHNOLOGY

IEEE Conference on "Next Generation Computing Technologies" ISBN Number: 978-1-4673-6809-4

In this paper a gate-level modification method called Gate Diffusion Input (GDI) is used to implement the CSLA in order to reduce the power, delay and area. The standard CMOS CSLA is compared with GDI logic CSLA designed in 45nm Technology node. The analysis shows that GDI based logic style is simple in terms of transistor count and provides better performance compared to the standard CMOS logic style.