DLX processor architecture implementation of Peter J. Ashenden
$30-250 USD
Dibayar saat pengiriman
There are three instruction formats in DLX architecture: R-type, I-type and J-type. All these
formats must specify an opcode as you all know. R-type (register) instructions may specify up
to three registers in the instruction; two source registers and one destination register. I-type
(Immediate) instructions specify one source register, one destination register and a 16-bit
immediate value. J-type (jump) instructions consist of just the opcode and a 26-bit operand,
which is used to calculate the destination address.
ID Proyek: #6812394
Tentang proyek
7 freelancer rata-rata menawar $227 untuk pekerjaan ini
Dear sir I have more than 7 years experience in digital design using vhdl and verilog I know how to make mips processor perfectly, I will wait your reply best regards
Please Contact me and I will do it for you soonest and with the lowest price in all bidders. We can discuss more about it. Visit my profile to see my much experience on it. Thanks
Hi I am having good idea of DLX processor . I am having 10+ years of industry experiencr. Thanks Shobhit
We are experts in VLSI industry with 7 years of experience. We have gone through the document and open further discussion to start working on the changes.
I am a PhD student @ University of California with 7 years FPGA design experience. I can deliver this job with fully completion and documentation