Verilog / VHDL Jobs

Saya mau Merekrut Saya mau Kerja
Tentang Verilog / VHDL
Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Rekrut Verilog / VHDL Designers

Filter

Pencarian saya terakhir
Filter menurut:
Anggaran
hingga
hingga
hingga
Tipe
Keahlian
Bahasa
    Pernyataan Pekerjaan
    Terapkan Filter
    5 pekerjaan ditemukan, seharga USD
    FPGA Content Writer 6 Hari left

    We are looking for an experienced FPGA developer to write technical documentation related to Xilinx and Verilog development as well as custom hardware accelerators. Content is in the form of educational papers for semi-technical audience. Each article/paper is expected to be around 1900 words (4-5 pages, plus custom diagrams/infographics). Candidates must be able to prove experience in RTL/Verilo...

    Article Writing Elektronika FPGA Penulisan Teknis Verilog / VHDL
    $114 (Avg Bid)
    $114 Rata-rata
    8 penawaran
    Tawar sekarang
    Boru hattı MIPS işlemci tasarımı 6 Hari left

    Pipelined MIPS Processor Design pazar akşamına akşam 12 ye yani yarına kadar acildir. this is urgent. it has time until tomorrow night at 12

    Verilog / VHDL
    $10 - $30
    $10 - $30
    0 penawaran
    Tawar sekarang
    FGPA programmer 4 Hari left

    We require an FPGA programmer work with us in the development of 2 module designs for a prototype system. Module 1 will include communication with an image sensor via MIPI CSI2, and writing image data to local memory. Module 2 will have an FPGA that will control multiple MIPI stream processing and other some other functions.

    FPGA Verilog / VHDL
    $32 / hr (Avg Bid)
    $32 / hr Rata-rata
    21 penawaran
    Tawar sekarang
    Individual with simulation experience needed to model a simple 10kW PV integrated grid system 3 Hari left
    TERVERIFIKASI

    1. Design a PV integrated grid system 2. Introduce a noise into the circuit and observe performance (how the noise is affecting the behaviour) 1. Introduce a filter to suppress the noise (high frequency, 18-30MHz) *The explanation is as important as the model *MUST be done in PLECS PRICE DEPENDS ON WHAT CAN BE OFFERED FOR THE PROJECT

    Teknik Elektro Elektronika Teknik Matlab and Mathematica Verilog / VHDL
    $51 (Avg Bid)
    $51 Rata-rata
    4 penawaran
    Tawar sekarang
    Add RAM to my circuit using logisim 2 Hari left
    TERVERIFIKASI

    Add RAM to my circuit using logisim

    Desain Sirkuit Teknik Elektro Elektronika Verilog / VHDL
    $21 (Avg Bid)
    $21 Rata-rata
    5 penawaran
    Tawar sekarang
    Memperlihatkan 1 - 5 dari 5 entri
    Hasil per halaman