Verilog vhdlPekerjaan

Filter

Pencarian saya terakhir
Filter menurut:
Anggaran
hingga
hingga
hingga
Jenis
Keahlian
Bahasa
    Pernyataan Pekerjaan
    3,424 verilog vhdl pekerjaan ditemukan, seharga USD
    Design project Berakhir left

    Membuat spectrum analyzer pada fpga de1 menggunakan bahasa vhdl

    $21 - $175
    $21 - $175
    0 penawaran

    I am looking for someone who can design FPGA mining bitstreams . I'm looking for someone who can work with me long term . This is a very serious project. Use vivado to a makea bitstream for vu9p fpga card with pcie,like xilinx vcu1525 and make a mining software compatible with windows/linux that works with the JTAG/UART interface over USB. FPGA should be capable of mining with reasonable p...

    $1250 (Avg Bid)
    $1250 Rata-rata
    1 penawaran

    I want to have a RTC MCP7940N code written in VHDL in Vivado by xilinx fo Artix-7. There need to be a TestBench to see how it works. I want to use it to see logs in simple notepad with time hh:mm:ss . This is what I already made. That is only module.

    $64 (Avg Bid)
    $64 Rata-rata
    3 penawaran

    verilog programming

    $7 (Avg Bid)
    $7 Rata-rata
    1 penawaran

    To detect the face from the camera and identify them by comparing with the predefined faces

    $97 (Avg Bid)
    $97 Rata-rata
    2 penawaran

    I want to design a verilog code for turing machine under EDAplayground at link [login untuk melihat URL] I have already made code in C  ( c code file is attached herewith) and it is working but I need to make it in verilog in the said online verilog compiler [login untuk melihat URL] description for the working of Turing machine is as given below: We want to output “ABC” The ...

    $14 (Avg Bid)
    $14 Rata-rata
    6 penawaran

    I want to design a verilog code for turing machine under EDAplayground at link [login untuk melihat URL] I have already made code in C ( c code file is attached herewith) and it is working but I need to make it in verilog in the said online verilog compiler [login untuk melihat URL] description for the working of Turing machine is as given below: We want to output “ABC” The code would...

    $18 (Avg Bid)
    $18 Rata-rata
    5 penawaran
    Frame builder 5 Hari left

    Hello , i have an VHDL project it is a frame builder (Quartus II)

    $53 (Avg Bid)
    $53 Rata-rata
    7 penawaran

    Need to design an extended kalman filter in vhdl

    $103 (Avg Bid)
    $103 Rata-rata
    2 penawaran

    Need Verilog expert all the details will be available.

    $140 (Avg Bid)
    $140 Rata-rata
    11 penawaran

    Based on requirements write testcase - input and expected output Top level testbench Simulation Document the procedure

    $88 (Avg Bid)
    $88 Rata-rata
    5 penawaran

    ‏Hi Rahul I have a question in computer engineering specifically in verilog skills

    $10 (Avg Bid)
    $10 Rata-rata
    1 penawaran

    Hi Migule I want your help in verilog language

    $10 (Avg Bid)
    $10 Rata-rata
    1 penawaran

    I have a question about computer engineering specifically in verilog skills

    $48 (Avg Bid)
    $48 Rata-rata
    3 penawaran

    hi i have an Arria V GX 5AGXFB3H4F35C4N. i want a camera module and the best and easy way u can interface it with my fpga to creat an output as hexadecimal values and i also want pin assignments for the camera in my fpga. i am using quartus

    $151 (Avg Bid)
    $151 Rata-rata
    7 penawaran

    The project is about an AMBA AXI interface for vector interrupt controller. There should be a efficient medium for transfer of data between the controller and processor ie, between master and slave through AXI interface. The coding language is VHDL(Very High Speed Integrated Circuit Hardware Description Language) and simulation should be done in Xilinx and the simulation and synthetization result...

    $182 (Avg Bid)
    $182 Rata-rata
    1 penawaran

    Looking for expert in FPGA , Verilog and VHDL

    $121 (Avg Bid)
    $121 Rata-rata
    13 penawaran

    digital system design using Verilog HDLK-maps

    $28 (Avg Bid)
    $28 Rata-rata
    5 penawaran

    It is required to design a fully-digital, hardware-based direction discrimination and counting system for use with quadrature encoder-based rotatory incremental encoders. Your design is to be implemented using an FPGA and verified by both simulation and physical implementation using a development board. You will use two approaches to design development. First you are required to produce a simple/m...

    $45 (Avg Bid)
    $45 Rata-rata
    6 penawaran
    Verilog task 8 jam left

    I need help with Verilog. Task details will be provided in personal conversation.

    $65 (Avg Bid)
    $65 Rata-rata
    5 penawaran
    Verilog work 5 jam left
    TERVERIFIKASI

    I want someone who can do verilog work for me. It needs to be done ASAP

    $21 (Avg Bid)
    $21 Rata-rata
    12 penawaran

    8 block memory cache (32 bit words) in Verilog

    $123 (Avg Bid)
    $123 Rata-rata
    8 penawaran

    A simple CPLD DEVICE performs actuator functionality in an UAVs Looking for engineer who can verify the block level logic by verifying writing Test case Test bench Test procedure Simulation results

    $108 (Avg Bid)
    $108 Rata-rata
    5 penawaran

    8-bit FPU VHDL design and synthesis based on fixed-point expansion Tasks to be completed: 1) develop the VHDL code of the RTL design. It must be a combinational, single-cycle unit. 2) synthesize on VIvado, post synthesis simulation, timing analysis, SAIF extraction, power estimation Description: The unit should support multiplication, addition, and subtraction, controlled by a 2-bit command OP_...

    $105 (Avg Bid)
    $105 Rata-rata
    10 penawaran

    Farouk ı need help for verilog do you have experience with it. The project that ı send you have to be prepared 36 seat from now on . What do you think?

    $30 (Avg Bid)
    $30 Rata-rata
    1 penawaran

    I want someone who can do verilog programming language .It needs to be done ASAP

    $23 (Avg Bid)
    $23 Rata-rata
    12 penawaran
    vhdl project help Berakhir left

    i need some help on the project i have to be done

    $25 (Avg Bid)
    $25 Rata-rata
    5 penawaran
    learning vhdl -- 2 Berakhir left

    • A simple pedestrian crossing system is to be designed. • A bespoke hardware interface to the DE0-nano board is to be designed. This interface is to use appropriate voltage levels suitable for the DE0-nano and should consist of the following: red, amber and green lights (to control the traffic), request to cross push buttons and indications to pedestrians on whether it is safe to cross...

    $69 (Avg Bid)
    $69 Rata-rata
    1 penawaran
    learning vhdl Berakhir left

    • A simple pedestrian crossing system is to be designed. • A bespoke hardware interface to the DE0-nano board is to be designed. This interface is to use appropriate voltage levels suitable for the DE0-nano and should consist of the following: red, amber and green lights (to control the traffic), request to cross push buttons and indications to pedestrians on whether it is safe to cross...

    $29 (Avg Bid)
    $29 Rata-rata
    1 penawaran

    need an expert in micro blaze and c++.plus vhdl.

    $953 (Avg Bid)
    $953 Rata-rata
    18 penawaran

    I m looking for vhdl verification engineer who can write testcase and test bench

    $89 (Avg Bid)
    $89 Rata-rata
    8 penawaran
    VHDL project Berakhir left

    Need help for an intro to vhdl project

    $107 (Avg Bid)
    $107 Rata-rata
    25 penawaran

    I have very small verilog code needed to be fixed. code is for 7400 and counters. Regards.

    $23 (Avg Bid)
    $23 Rata-rata
    20 penawaran

    verilog exam only who are experts in the field bid this I don't want to waste my time

    $19 (Avg Bid)
    $19 Rata-rata
    6 penawaran

    Hello. Can you help me with my homework on VHDL? I send 9 question and just want to answer.

    $40 (Avg Bid)
    $40 Rata-rata
    1 penawaran

    Pg 32-40 is needed for this project. I need pipelined RISC architecture CPU in Verilog. The instructions are 32 bits long. the register file has 32 registers, each 32 bit long. There are 27 core instructions and a 7 bit OPCODE.

    $168 (Avg Bid)
    $168 Rata-rata
    2 penawaran

    1- Minimize the fsm using the partitioning technique. 2- Sketch the minimized fsm state diagram. 3- Write a VHDL code for the minimized fsm. The code must comply with the synchronous sequential digital circuit model. 4- Verify the operation of the fsm using the test vectors in provided below. please have a look at the document attached

    $83 (Avg Bid)
    $83 Rata-rata
    15 penawaran

    I am looking for someone who can design FPGA mining bitstreams . I'm looking for someone who can work with me long term . This is a very serious project. Use vivado to a makea bitstream for vu9p fpga card with pcie,like xilinx vcu1525 and make a mining software compatible with windows/linux that works with the JTAG/UART interface over USB. FPGA should be capable of mining with reasonable p...

    $1112 (Avg Bid)
    $1112 Rata-rata
    13 penawaran

    2 projects of a Digital Design FPGA Implementation of a Direction Discriminator and Counter for Incremental Encoders You are required to design a 2 fully-digital, hardware-based direction discrimination and counting system for use with quadrature encoder-based rotatory incremental encoders. Your design is to be implemented using an FPGA and verified by both simulation and physical implementatio...

    $244 (Avg Bid)
    $244 Rata-rata
    14 penawaran

    We are from an IT consulting firm and an online tutoring company One of our client needs assistance in VERILOG PROJECT

    $5 / hr (Avg Bid)
    $5 / hr Rata-rata
    2 penawaran

    Verilog Expert Needed for a task

    $1 / hr (Avg Bid)
    $1 / hr Rata-rata
    9 penawaran

    Need a Verilog expert with knowledge of ALtera Quartus and pipeining.

    $20 (Avg Bid)
    $20 Rata-rata
    4 penawaran
    VHDL Developer Berakhir left

    Need to design a ALU with 8 functional units which include Addition, Subtraction, Multiplication, AND, OR, XOR, NOT, and shift. It should also include an 8-1 multiplexer to select which functional unit's output to pass to the output of the ALU.

    $38 (Avg Bid)
    $38 Rata-rata
    4 penawaran

    Didi. I’m am Pooja from Hyderabad. Studying ece 3rd year Btech. I have seen that you place a bid for vending machine using Verilog. I want to work under an expert for a period before I become a freelancer all by myself. You don’t need to pay me at all. But I’ll work for you to gain knowledge and to improve my skills on design using verilog. I didn’t know how else to contact...

    $7 (Avg Bid)
    $7 Rata-rata
    1 penawaran

    Post in this job if you are interested,

    $34 (Avg Bid)
    $34 Rata-rata
    5 penawaran

    Description: Implement a serial peripheral interface (SPI) system consisting of both a master and slave device. SPI is a very common communication protocol and is often used when interfacing an FPGA or microcontroller with peripherals such as sensors or encoders. EE’s and CompE’s, this will give you a leg up on your peers when you get to Project Lab I. The lab I project always involves...

    $175 (Avg Bid)
    $175 Rata-rata
    3 penawaran

    Need a verilog code and Circuit designed and tested on DE-10 Lite FPGA board

    $20 (Avg Bid)
    $20 Rata-rata
    9 penawaran
    vending machine Berakhir left

    a project to do a vending machine using verilog

    $136 (Avg Bid)
    $136 Rata-rata
    24 penawaran