Verilog projectsPekerjaan

Filter

Pencarian saya terakhir
Filter menurut:
Anggaran
hingga
hingga
hingga
Tipe
Keahlian
Bahasa
    Pernyataan Pekerjaan
    1,386 verilog projects pekerjaan ditemukan, seharga USD
    Image encryption Berakhir left

    I need image encryption using verilog on FPGA board

    $803 (Avg Bid)
    $803 Rata-rata
    13 penawaran

    I need the services of a Verilog/ Finite State Machine, Logic Control Designer/ Programmer. Good Logic synthesis is required which is basically conversion of a high-level description of design into an optimised gate-level or FSM representation. Regards,

    $29 (Avg Bid)
    $29 Rata-rata
    16 penawaran

    I need verilog code and test bench for implementing Reed Solomon (450,406) encoder and decoder.

    $563 (Avg Bid)
    $563 Rata-rata
    11 penawaran

    Verilog BMI calculator Due date: 26.08.2018

    $80 (Avg Bid)
    $80 Rata-rata
    1 penawaran

    Hi, I want a 2D convolution module in Verilog, using DSPs.

    $46 (Avg Bid)
    $46 Rata-rata
    7 penawaran
    Quartus Berakhir left

    I need you to develop some software for me. I would like this software to be developed for Linux . Edit the code in FPGA Board of a printer written in Verilog language.

    $27 (Avg Bid)
    $27 Rata-rata
    2 penawaran

    I need coding VERILOG code for BMI calculation that can be run in Quartus software and burn in ALTERA DE2 board. maximum 80usd

    $106 (Avg Bid)
    $106 Rata-rata
    10 penawaran

    Need a serial multiplier coded in system verilog

    $125 (Avg Bid)
    $125 Rata-rata
    3 penawaran

    I have a serial adder that I need converted to serial multiplier in system Verilog. very easy only 1 hour work

    $21 (Avg Bid)
    $21 Rata-rata
    5 penawaran

    i need a code for serial multiplier using verilog not from online please

    $42 (Avg Bid)
    $42 Rata-rata
    12 penawaran

    Design a 3-phase 500Hz FPGA based generator driving a quad-channel DAC (only 3 channels needed) such as the LTC 2624. The overall idea is that; following <RESET> a table of values representing a sine wave shall be stored internally and scan sequentially by the three output stages in a manner that each output is 120 degrees off-phase with each other as shown in the attached image. No othe...

    $108 (Avg Bid)
    $108 Rata-rata
    10 penawaran

    i need a verilog code for serial multipler

    $31 (Avg Bid)
    $31 Rata-rata
    8 penawaran

    Need help cleaning up some code, and matrix multiplication.

    $50 (Avg Bid)
    $50 Rata-rata
    7 penawaran

    I need Verilog Code for BMI calculation that can be running in Quartus software.

    $141 (Avg Bid)
    $141 Rata-rata
    2 penawaran

    I want someone to make a 40 minutes video to teach me how to Use cadence tool to synthesize digital circuit from Verilog code and simulation and do the static timing analysis and static power analysis in a given digital circuit which contains XORs and Multiplexers

    $38 (Avg Bid)
    $38 Rata-rata
    5 penawaran

    We require a simple oscilloscope project to be implemented using only Verilog code on DE1-SoC board by the latest date of 7th of May as agreed during the chat conversation. This project will comprise of modular Verilog code, fully commented, test-benches for verification and a technical report of the project. Altera Quartus software will be used for

    $210 (Avg Bid)
    $210 Rata-rata
    1 penawaran

    A very simple oscilloscope developed using Verilog on Altera software, this project will be based on DE1-SoC Board and is expected to be concluded within a week. Only experienced FPGA engineers please.

    $219 (Avg Bid)
    $219 Rata-rata
    11 penawaran

    I want Verilog expert to help in some projects

    $80 (Avg Bid)
    $80 Rata-rata
    1 penawaran

    traffic light controller with priority for emergency vehicles ( Police, Ambulance and firefighters ), I need a state diagram, a working verilog description of the design ( the simulation only) and discussing the results of the simulator (showing the waveform of the simulation)

    $78 (Avg Bid)
    $78 Rata-rata
    1 penawaran

    more details will be given in the chat

    $23 (Avg Bid)
    $23 Rata-rata
    1 penawaran

    ...to do Verilog codes on Fast Fourier Transform processor for both Radix-2 and Radix-4 of 8-bit by using Xilinx software. I need to get the test values design along with its output waveforms. I am working on a project of 'Design and Simulation of a Fast Fourier Transform Processor using Verilog'. However, I am not quite sure with the Verilog language

    $127 (Avg Bid)
    $127 Rata-rata
    11 penawaran

    ...hands-on debug skills and problem solving attitude. Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC Experience of working on Functional Verification, SoC Verification, Emulation Good in programming : System Verilog, PLI/DPI interface, C/C++, PERL/Shell script, assembly language,OVM/UVM Methodology knowledge and experience

    $347 (Avg Bid)
    $347 Rata-rata
    3 penawaran
    Verilog coding Berakhir left

    Verilog code of Simplified DES algorithm

    $24 (Avg Bid)
    $24 Rata-rata
    9 penawaran

    Hi, I have opencv python programs want to implement them on the ZYNQ SoC. To be in precise want to implement custom object detection(using opencv, tensorflow) on to ZYN...them on the ZYNQ SoC. To be in precise want to implement custom object detection(using opencv, tensorflow) on to ZYNQ board. And also converting the python program to VHDL/Verilog.

    $286 (Avg Bid)
    $286 Rata-rata
    10 penawaran

    I need someone to help me modify a Demo(FPGA: Xilinx Basys3 Language:Verilog) which is a object tracking system based on a pan-tilt. I think t...any other sensors I haven't mentioned will work better? Therefore, I think we need some chat to find a solution before start working. FPGA: Xilinx Basys3 Language: Verilog HDL Software: Vivado 2015.4

    $169 (Avg Bid)
    $169 Rata-rata
    5 penawaran

    I have Computer engineering project to design Single Core ad Single Bus CPU, to built in Verilog HDL

    $158 (Avg Bid)
    $158 Rata-rata
    16 penawaran

    would like to get the implementation of given ieee paper using verilog/vhdl within 15 days

    $115 (Avg Bid)
    $115 Rata-rata
    9 penawaran
    200418_Verilog Berakhir left
    TERVERIFIKASI

    All code is written/run on the Quartus Prime version 16 environment =========================================== You have to know Verilog. Please bid only if you know Verilog perfectly Deadline: 72 hours

    $50 - $80
    Bersegel
    $50 - $80
    4 penawaran

    would like to get the implementation of given ieee paper using verilog/vhdl within 15 days

    $388 (Avg Bid)
    $388 Rata-rata
    6 penawaran

    Bit stuffing is the process of inserting non-information bits into data to break up bit patterns to affect the synchronous transmission of information. For a serial sequence 10111110; a stuff bit '0' should be added after every 5 consecutive 1's and vice versa when there are consecutive 0's

    $29 (Avg Bid)
    $29 Rata-rata
    11 penawaran

    Tcp sending on FPGA using verilog xgmii xilinx vivado

    $409 (Avg Bid)
    $409 Rata-rata
    4 penawaran

    This is an FPGA/Verilog project to send some TCP packets over 10g SFP+ network to a tcp server.

    $416 (Avg Bid)
    $416 Rata-rata
    5 penawaran
    verilog expert only Berakhir left

    more details will be given in the chat

    $24 (Avg Bid)
    $24 Rata-rata
    14 penawaran

    traffic light controller with priority for emergency vehicles ( Police, Ambulance and firefighters ), I need a state diagram, a working verilog description of the design ( the simulation only) and discussing the results of the simulator (showing the waveform of the simulation)

    $77 (Avg Bid)
    $77 Rata-rata
    1 penawaran

    Small project on computer architecture

    $21 (Avg Bid)
    $21 Rata-rata
    19 penawaran

    I need help to clear the error in verilog code to make the fpga work. > Modules are already created with 2 feature of audio effects (delay and musical instrument) >Need help to clear the error, edit the code and make it work in fpga > Only 1 bitstream can be generated

    $13 (Avg Bid)
    $13 Rata-rata
    1 penawaran

    I need the design of a microprocessor with 16 cores and 16 bit data bus with basic MIPS ISA, with 4 stage pipeline. I need the verilog code, testbench and physical design layout and testing (I will provide Synopsys tools)

    $566 (Avg Bid)
    $566 Rata-rata
    12 penawaran

    ...Language=English&CategoryNo=167&No=921) and 2. wiz830mj ([login untuk melihat URL]). The data should be sent to PC by TCP/IP protocol. The correct solution implies Verilog source code, which initializes W5300 chip and sends some data to PC by TCP/IP. The solution should be verified by sending ascending numbers from 0 to 255(8 bits) in an endless

    $111 (Avg Bid)
    $111 Rata-rata
    1 penawaran

    I need Verilog hardware description language expert. I need to modify two modules only: mips.v and mips-control.v. Details are in the attached file.

    $109 (Avg Bid)
    $109 Rata-rata
    7 penawaran

    MIPS and extend in Verilog and datapath for a single-cycle

    $107 (Avg Bid)
    $107 Rata-rata
    4 penawaran
    Verilog HDL Project Berakhir left

    Design a UART module to interface it with a PC

    $88 (Avg Bid)
    $88 Rata-rata
    20 penawaran
    Digital Electronics Berakhir left

    To create a real time audio effects machine using FPGA. It includes the following: 1.Real-time micropho...PmodMIC3 and output at PmodAMP2). 2.Real-time delay in microphone-speaker system. [login untuk melihat URL] Music Instrument. [login untuk melihat URL] integration. [login untuk melihat URL] extra feature (open-ended). Verilog code will be given and it can edit according to th...

    $16 (Avg Bid)
    $16 Rata-rata
    3 penawaran

    I want to generate square wave by using verilog on Altera DE1-SoC and MTL2 with changing the frequency and Duty cycle

    $47 (Avg Bid)
    $47 Rata-rata
    1 penawaran

    Create a real time audio effects machine. provided with a MEMs microphone to capture human voice and an audio amplifier to output your signal through earphones. This manual introduces you to the various concepts involved, and guides (not walks!) you through getting an audio FX machine up and running. Details given below

    $94 (Avg Bid)
    $94 Rata-rata
    8 penawaran

    Write simple Verilog test bench for adder and multiplier.

    $64 (Avg Bid)
    $64 Rata-rata
    26 penawaran
    Digital Alarm clock "verilog " Berakhir left
    TERVERIFIKASI

    I am looking for a freelancer to help me with my project. The skill required is Verilog. Project is to write verilog code for digital alarm clock an will be simulating in Modelsim and will need testbenches as well. message me for more details

    $57 (Avg Bid)
    $57 Rata-rata
    13 penawaran

    Hi This...processor for face recognition. i this project i wrote verilog hdl coding and completed Ai algorithm for face recognition. so the next steps is to do the cross compilation of h.264 verilog coding with AI Algorithm. so iam expecting that to complete cross compilisation of h.264 verilog code with Ai algorithm. regards

    $107 (Avg Bid)
    $107 Rata-rata
    2 penawaran

    I have designed a UART which works fine and I need a testbench to verify it works perfectly.

    $26 (Avg Bid)
    $26 Rata-rata
    13 penawaran

    ...BE/BTECH/ME/MTECH in ECE/EEE. • Work Location : Bangalore / Hyderabad / Pune. Job Description: • Strong in digital design fundamentals. • Hands on experience in Verilog, System Verilog. • Hands on Experience in using any Verification Methodologies like VMM, OVM, UVM. • Desirable experience: Any of Industrial Standard protocols • Hands on experience

    $7667 - $15334
    $7667 - $15334
    0 penawaran